Design of 16 Bit Carry Look Ahead Adder Using Reversible Logic

Shailja Shukla, Tarun Verma and Rita Jain
Department of Electronic and Communication Engineering, LNCT, Bhopal, (MP), India
(Corresponding author Shailja Shukla)
(Received 05 February, 2014 Accepted 17 April, 2014)

ABSTRACT: The demand of low power high speed circuits are in demand with the increasing universal growth in electronic system and the loss of information is not acceptable as with single loss of a bit information the energy loss is equal to kTlog2 joules/bit. Reversible logic can be of prominent interest to design low power arithmetic and data path units for digital signal processing applications, such as the designs of low power adders, multipliers, FFT, IDCT etc, and quantum computers. Quantum logic gates perform an elementary unitary operation and any unitary operation is reversible, hence quantum networks effecting elementary arithmetic operations must be built from reversible logic components. Thus, reversible logic will also be the immediate requirement to solve DSP problems with quantum computers. And the lowest processing units are adder and subtractor to perform any operation in digital world so in this paper I proposed a carry look ahead adder using reversible logic. And is simulated using Micro-wind 3.1 too on 90nm technology. The delay measured is 47nS and power consumed is .2mW and area acquired is 245µm².

I. INTRODUCTION

Reversible computation in a system can be performed only when the system comprises of reversible gates. These circuits can generate unique output vector from each input vector, and vice versa, that is, there is a one-to-one mapping between input and output vectors. It has been shown that for irreversible logic computations, each bit of information lost generates kTln2 joules of heat energy, where k is Boltzmann’s constant and T the absolute temperature at which computation is performed, since the amount of energy dissipated in a system bears a direct relationship to the number of bits erased during computation. Furthermore, voltage-coded logic signals have energy of Esig = ½CV², and this energy gets dissipated whenever switching occurs in conventional (irreversible) logic implemented in modern CMOS technology. It has been shown that reversible logic helps in saving this energy using charge recovery process. The most prominent application of reversible logic lies in quantum computers.

A quantum computer will be viewed as a quantum network (or a family of quantum networks) composed of quantum logic gates; each gate performing an elementary unitary operation on one, two or more two-state quantum systems called qu-bits. Each qu bit represents an elementary unit of information; corresponding to the classical bit values 0 and 1. Any unitary operation is reversible and hence quantum networks effecting elementary arithmetic operations such as addition, multiplication and exponentiation cannot be directly deduced from their classical Boolean counterparts (classical logic gates such as AND or OR are clearly irreversible). Thus, quantum arithmetic must be built from reversible logical components.

II. FUNDAMENTAL REVERSIBLE LOGIC GATES USED

There are three types of fundamental 2*2 reversible logic gates. First, the square-root-of-not gates utilize the unitary operators to produce reversible logic calculations. The Controlled-V and the Controlled-V+ gates are the two types of square-root-of-not gates. In both of these gates, when the control input is 0, the second input is propagated to the output. The corresponding unitary operator is propagated to the second output when the control input is 1, where the unitary operation is

\[
V = \frac{1}{2} \begin{pmatrix} 1 & 1 \\ -1 & 1 \end{pmatrix}
\]

for the Controlled-V gate and is

\[
V^+ = \frac{1}{2} \begin{pmatrix} 1 & -1 \\ -1 & 1 \end{pmatrix}
\]

for the Controlled-V+ gate. When two Controlled-V gates are activated in series, they act as an inverter. The same holds for two Controlled-V+ gates in series. When a Controlled-V and Controlled-V+ gate are activated in series, they act as an identity.

The second type of fundamental 2*2 reversible-logic gate is the Feynman gate Fig 1, or the Controlled-Not gate. Proposed by Feynman, it is configured such that
its outputs states correlate to the input states in the following manner:

\[ P = A \quad \& \quad Q = A \text{ XOR } B \]

\[ R = A'C \text{ XOR } B'C, \quad \text{and} \quad \]

\[ R = A'C \text{ XOR } B'C, \]

**Fig. 1. Feynman logic gates.**

The resulting value of the second output corresponds to the result of a conventional XOR gate. Since fan-out is expressively forbidden in reversible logic, since a fan-out has one input and two outputs, the Feynman gate may be used to duplicate a signal when B is equal to 0. Its quantum configuration is shown in fig 2

\[ \text{Fig. 2. Quantum Representation of Feynman gate.} \]

The third type of fundamental 2*2 reversible logic gate is the integrated qubit gate. This gate is implemented with a Feynman gate with either a Controlled-V or Controlled V+ gate. The XOR output of the Feynman gate is used as the control signal for the Controlled-V or V+ gate it is coupled with. The quantum cost of the integrated qubit gate is 1 and its worst-case delay is 1. The quantum configurations of these gates are shown below in Fig.3

\[ \text{Fig. 3. Quantum Representations of Integrated Qubit Gates} \]

The 3*3 New Fault Tolerant gate (NFT) with quantum cost of 5 is shown in fig 4 has worst case delay of 3 it has better correction capability The output states map to the inputs in this manner:

\[ P = A \text{ XOR } B, \quad Q = A'C \text{ XOR } B'C, \quad \text{and} \quad \]

\[ R = A'C \text{ XOR } B'C, \]

\[ \text{Fig. 4. Quantum Representation of NFT gate.} \]

The 3*3 Feynman double gate gate with quantum cost of 2 is shown in fig 5 has worst case delay of 3 it has better correction capability

\[ \text{Fig. 5. Quantum Representation of F2G gate.} \]

The quantum cost is 5 and the worst-case delay is 5. The quantum representation is shown below in Fig.6

\[ \text{Fig. 6. Quantum Representation of Fredkin gate.} \]

**III. PROPOSED DESIGN**

The proposed design of cost effective Reversible Fault Tolerant Full Adder by using New Fault Tolerant (NFT) and Feynman Double (F2G) gates. Then we have described the design of Fault Tolerant Carry Skip (RFT-CSA) and Carry Look-ahead (RFT-CLA) adders by using proposed design of Fault Tolerant Full Adder

**Single NFT Full Adder (SNFA)** is a Fault Tolerant full adder circuit which consists of one New Fault Tolerant (NFT) gate and three Feynman Double (F2G) gates where the quantum cost is 11 and the total number of garbage output is 3 (shown in Fig. 7). The minimum number of garbage bit to realize Reversible Fault Tolerant Full Adder circuit is 3
And proved as Let, \(a\), \(b\) and \(c_{in}\) are the inputs of a full adder circuit where \(s\) and \(c_{out}\) are the corresponding outputs. There are three different states at the inputs \((a, b\) and \(c_{in}\)) where the outputs \((s\) and \(c_{out}\)) produce same patterns as shown in Table II. For any parity preserving reversible circuit, total number of EVEN or ODD parity at input or output is equal. Table II shows that the all input patterns are EVEN but the corresponding output patterns are ODD. Turning three ODD patterns at output into EVEN by adding two extra bits is not possible. Because two bits can represent \(2^2\) different states where 00 and 11 (01 and 10) are EVEN (ODD) only. So, Reversible Full Adder circuit requires at least 3 garbage bits to make itself Reversible Fault Tolerant Full Adder.

**Fault Tolerant Carry Look-ahead Adder Circuit**

This section introduces the design of Reversible Fault Tolerant Carry Look-ahead Adder (RFT-CLA) circuit overlaps the performance of all existing designs. Proposed design of RFT-CLA is based on New Fault Tolerant (NFT) and Feynman Double (F2G) gates where the carry is generated before sum. Reversible Fault Tolerant Carry Look ahead Adder (RFT-CLA) consists of serial attachment of \(n\) SNFAs but the work as a carry generator itself where the carry output of \(i^{th}\) stage \((c_i)\) is produced before sum \(s_i\) where \(i = 0, 1, 2, ..., (n-1)\). \(n\)-bit RFT-CLA can be realized by using the combination of \(n\) NFTs and \(n\) F2Gs as shown in fig 8. The Delay of \(n\)-bit Reversible Fault Tolerant CLA (DRF T-CLA) can be minimized to \((n+3)\). Proved as, the Delay of any circuit is the number of maximum gates laying on contiguous path of any input to output. The Delay of SNFA, \(D_{SNFA} = 4\) to generate sum not carry. Delay of parallel adder circuit depends on carry propagation (from \(c_{in}\) to \(c_{out}\)) of every stage. Any \(n\)-bits RFT-CLA needs \(n\) SNFAs where Delay of RFT-CLA, \(DRF T_{-FA} = 4n\). Because carry input \((c_i)\) of \(i^{th}\) stage is generated by spending 1 units Delay where \(i = 0, 1, 2, ..., (n-1)\). In first stage, extra two units Delay is added because of first carry output \((c_0)\) generation is related to operands at first stage. On the other hand, last stage has extra single unit Delay because the final sum is generated after one stage of generation of final carry \((cout)\). So the Delay calculation for \(n\)-bits RFT-CLA is as follows:

\[
D_{RFT_{-FA}} = n + 3
\]

and fig 9 shows 16 bit RFT-CLA.

**Fig. 7.** Proposed design of Fault Tolerant single NFT Full Adder (SNFA).

**Fig. 8.** Proposed design of Reversible Fault Tolerant Carry Look ahead Adder with 12 garbage values.

**Fig. 9.** Efficient Design of 16- Reversible Fault Tolerant Carry Look-ahead Adder bit.
IV. SIMULATION RESULT

The above circuit is simulated in microwind 3.1 using 90nm CMOS technology. The delay measured is 47nS and power consumed is .2mW and area acquired is 245µm². The quantum cost of CLA (carry look ahead adder) is 254. Table 1 shows the comparison with the other techniques of reversible logic to design the adder circuit. The Layout design of 4bit CLA and 16 bit CLA is shown in fig 10, 12. Simulation result were shown in fig 11.

V. FUTURE WORK

Now a day accuracy is the main goal to achieve with this fast processing environment and it will also consumes less energy. Previous conventional circuits are non reversible and due to which during communication of data when there is loss of information circuit dissipates energy due to reload of data in between communication channel from input to output vectors. As reversibility recovers energy loss and prevent bit error by including fault tolerant mechanism. It is gaining much popularity in quantum computing, CMOS technology and DNA informatics. Now the main aim towards this technology is to achieve fault tolerant system and with increased speed.

Table 1 Comparison table between Proposed work, Ref[7], Ref[8], Ref[9] of CLA ADDER.

Fig. 10. Layout design of 4bit carry look ahead adder using F2G an NFT fault tolerant gates.
Fig. 11. Simulation result of 4 bit CLA adder.

Fig. 12. Layout design of 16 bit carry look ahead adder using F2G an NFT fault tolerant gates
Fig. 13. Simulation result of 4 bit CLA adder.

REFERENCES

[1]. Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis Sajib Kumar Mitra Ahsan Raja Chowdhury Faculty of Engineering and Technology University of Dhaka 2012 25th International Conference on VLSI Design IEEE.


